Forums
Good examples of filters in Verilog?

Hi All,I've got an FPGA with number of 'DSP' blocks (basically a 16 bit multiplier that can add to its result) and was looking to use that with some SDR code to...
Hi all, I am looking for this article: F.M.Gardner, Demodulator Reference Recovery Techniques Suited for DigitalImplementation, European Space Agency, Final ReportDoes...
Harmonic Distortion From FIR Filter

Hello Everybody!I'm looking for somebody to help me out of my grief! I'm new to the wonders of DSP so I have dived in head first and made myself a custom PCB with...
channeliser of Polyphase filter followed by FFT

Hi,I have never done a channeliser. I can understand the classic method of "shift each channel to dc and filter/decimate" or use bandpass filter). I am trying to...
Narrowband filtering for short signals

TLDR: For short signals, is extracting a narrowband signal with FIR/IIR filters a fool's errand? Specs: signal = 936 samples long, target sinusoid is 50.05 samples...
Is An Analytical Signal Only One with a Positive Frequency?

Question for the crowd: The definition of an "analytical" signal is a complex signal that only has a positive frequency. Would you still call a signal with only...
Minimalist high performance Farrow Filters

Hello,I have an application where I need to resample from one sample rate to another. Pretty sure this will need a delay type or Farrow filter. The ones I am...
Far Off Topic: A Simple Geometry Problem That Had Me "Going in Circles"

At a garage sale recently I bought the book "More Marilyn, Some Like It Bright!" for one U.S. dollar. In that book the following simple geometry problem was posedThe...
Hi,I would like to create a fractional order allpass filter but i'm not sure how to do this or if it is even possible.I currently have a 10th order allpass filter...
How to design cic digital filter for sigma delta adc

My SD ADC modulator has a sampling frequency of 1.024 MHz, an input bandwidth of 1 kHz, an oversampling ratio of 512, a single-loop second-order structure, and a...
Please login (on the right) if you already have an account on this platform.
Otherwise, please use this form to register (free) an join one of the largest online community for Electrical/Embedded/DSP/FPGA/ML engineers: