Forums
Started by From the Wikipedia article:"Suppose an event has two possible explanations. The explanation that requires the fewest assumptions is usually correct....However, Occam's...
Beats in signals of three or more sinusoids. Possible discovery.
Started by 3 months ago●7 replies●latest reply 3 months ago●238 views#Python Hello, I have been on a journey trying to discover a way to outline ‘beats’ in signals comprised of three or more sinewaves. This project started since...
Calibration of MEMS Microphone with Reference Microphone in Acoustic Box: Seeking Guidance
Started by 3 months ago●4 replies●latest reply 3 months ago●126 viewsHello everyone, I am currently involved in a project where I'm using two distinct types of microphones connected to an Audio Precision system, comprising an APx525...
Matlab waveform generation with added AWGN for Deep learning classification.
Started by 3 months ago●2 replies●latest reply 3 months ago●121 viewsHello,I am generating WLAN 802.11n/ac waveforms with 4 different modulation schemes (BPSK, QPSK, 16-QAM, 256-QAM) and feed the I/Q data into my Deep learning model...
Hello,As far as I understand the purpuse of a Farrow filter is to interpolate samples at a fractional ratio.For example: we have an ADC sampling at 41 MS/S and we...
Why is it said to be alias free in such a multirate system?
Started by 3 months ago●3 replies●latest reply 3 months ago●164 viewsPage 246 in multirate systems and filter banks by P. P. Vaidyanathanm.https://ibb.co/LrBWpfDThe sampling in the first stage should have brought the aliases already,...
Hello, everyone!I wonder, is it incorrect to use IIR filters for NRZ FSK signals? As I understand, IIR filter comes with a frequency-dependent delay and introduces...
Started by Many, like myself, are constantly refreshing their grey matter, after long and distinguished (well long to be sure) careers. The only positive outcome of the COVID-19...
Hi guys, I took a look to"A beginner's guide to Cascaded Integrator-Comb (CIC) filters"and I am confused about registers width:register bit widths = 12+⌈3⋅log2(8)⌉=12+3⋅3=21bits ...
Please login (on the right) if you already have an account on this platform.
Otherwise, please use this form to register (free) an join one of the largest online community for Electrical/Embedded/DSP/FPGA/ML engineers:
