DSPRelated.com
Forums

Forums Update, Tips and Tricks - Please Read!

Started by stephaneb 8 years ago16 replieslatest reply 14 hours ago3048 views
It's been a few months since the launch of the new forums.  Here are a few thoughts. The thumbsup and beer buttons    If there is one thing that could have a...

Is An Analytical Signal Only One with a Positive Frequency?

Started by Gsparky2004 23 hours ago6 replieslatest reply 21 seconds ago115 views
Question for the crowd: The definition of an "analytical" signal is a complex signal that only has a positive frequency. Would you still call a signal with only...

Good examples of filters in Verilog?

Started by ChuckMcM 2 weeks ago6 replieslatest reply 5 days ago152 views
Hi All,I've got an FPGA with number of 'DSP' blocks (basically a 16 bit multiplier that can add to its result) and was looking to use that with some SDR code to...

Minimalist high performance Farrow Filters

Started by napierm 4 months ago11 replieslatest reply 2 weeks ago192 views
Hello,I have an application where I need to resample from one sample rate to another.  Pretty sure this will need a delay type or Farrow filter.  The ones I am...

Far Off Topic: A Simple Geometry Problem That Had Me "Going in Circles"

Started by Rick Lyons 7 years ago13 replieslatest reply 2 weeks ago697 views
At a garage sale recently I bought the book "More Marilyn, Some Like It Bright!" for one U.S. dollar. In that book the following simple geometry problem was posedThe...

Fractional order IIR

Started by RoelVugts 3 weeks ago11 replieslatest reply 3 weeks ago216 views
Hi,I would like to create a fractional order allpass filter but i'm not sure how to do this or if it is even possible.I currently have a 10th order allpass filter...

channeliser of Polyphase filter followed by FFT

Started by kaz 1 month ago16 replieslatest reply 1 month ago195 views
Hi,I have never done a channeliser. I can understand the classic method of "shift each channel to dc and filter/decimate" or use bandpass filter). I am trying to...

How to design cic digital filter for sigma delta adc

Started by ahhh 9 months ago9 replieslatest reply 2 months ago300 views
My SD ADC modulator has a sampling frequency of 1.024 MHz, an input bandwidth of 1 kHz, an oversampling ratio of 512, a single-loop second-order structure, and a...

Using STO as a proxy for accurate CFO compensation

Started by robhhh6 2 months ago6 replieslatest reply 2 months ago119 views
Hello!I have an OFDM-based system and I am trying to accurately estimate the Carrier Frequency Offset (CFO) and the Sampling Time Offset (STO).I use the "traditional"...

Detecting Peaks (Part Deux)

Started by bigalnz 2 months ago9 replieslatest reply 2 months ago230 views
A question about peak detection for a transient (17ms) CW beep on channelized chunks (0.3 sec chunks) from a SDR.My current approach is to get the Power Spectral...

Please login (on the right) if you already have an account on this platform.

Otherwise, please use this form to register (free) an join one of the largest online community for Electrical/Embedded/DSP/FPGA/ML engineers: