Forums
Forums Update, Tips and Tricks - Please Read!
Started by 9 years ago●19 replies●latest reply 1 year ago●3456 viewsIt's been a few months since the launch of the new forums. Here are a few thoughts.
The thumbsup and beer buttons
If there is one thing that could have a...
An Open-Source Fixed-Point (fxp) Class for GNU Octave
Hello all,
I would like to share an open-source fixed-point arithmetic class (fxp) for GNU Octave that I have been developing with a strong focus on DSP-oriented...
Confused about the noble identity?
I'm studying polyphase filtering and decimation and one of the things that gets mentioned occasionally are the noble identities. They are rendered here in figure...
Evaluating and Improving Filtering for 3rd order Incremental Sigma-Delta Modulator
Hi all,I’m fairly new to DSP and trying to evaluate whether the current filtering solution on our ASIC could be improved. Here’s the setup:
Modulator: 3rd-order...
The BW bandreject filter Hbr(s) is derived from a lowpass filter Hlp(s) through the transform Hbr(s) = Hlp( B s / (s^2 + w0^2) ) resulting in a 4th order...
I am having difficulties accepting the validity of FFT interpolation / time domain zero padding. When a section of time data of length T is selected from which...
Hi guys,I recently heard something that sounds like an aural exciter but it sounds different compared to for example the Aphex HF exciter. If you listen to this...
Ready To Help Anybody in Baseband wireless Signal Processing(Free)
Hi,I can help anybody in Baseband Digital Signal Processing by providing some ideas if anyone needs.I will not charge anything.I can help in design and debugging...
Hello DSP experts,
I have a system that generates a train of pulses and when i put these pulses on top of each other i get something as shown by above image. In...
Trying to Understand Phasing Method for AM SSB Demod
Started by 6 months ago●5 replies●latest reply 6 months ago●188 viewsGood morning, all! I've been poring over Rick Lyon's paper on the phased method demodulator for SSB AM, specifically this particular block diagram:I've recreated...
Please login (on the right) if you already have an account on this platform.
Otherwise, please use this form to register (free) an join one of the largest online community for Electrical/Embedded/DSP/FPGA/ML engineers:




Started by