Forums
Hello,I've been wanting to get my feet wet in FPGA DSP, after many years strictly firmware (C, C++, assembly), including since a good deal of DSP seems to be migrating...
Setting prominence in signal.find_peaks

I am rocessing a radio signals on a Rpi5 with a Software Defined Radio (SDR) in python and need to adaptively set the prominence parameter of scipy signal.find_peaks.The...
Quantizing the feedback coefficient in the Goertzel algorithm

The value of the feedback coefficient in the Goertzel algorithm it given by:c = 2*cos( 2*pi*k/N); where k is the bin number and N is the number of points.Here...
Active noise cancellation(ANC) in headphones

Hello, I am interested I understanding how ANC in headphones works. My high level understanding is that an external mic listens to the noise then a speaker within...
Consider a 64-subcarrier OFDM signal with QPSK modulation and all 64 subcarriers have data. Each of the 64 subcarriers will have the same amplitude (assume 1.0)...
For CIC filter. Is Feedback or Feedforward integrator preferred ?

I have been designing a CIC filter in python. For reference I had taken the matlab cic function dsp.CICDecimator to check if the filter I am designing is functioning...
Doubt regarding CIC filter implementation.

I wrote a CIC filter design in Python using the below-given equations. I tried to check the design I have, comparing the output with an ideal Matlab CIC function....
Does beam forming apply to Uplink MIMO ?

Hi,I posted this on some communication forums but without success.There is plenty talk about beam forming (e.g. 4G, 5G ...etc) in the context of downlink (base...
Reducing IIR filter settling time.

Hello,I am not an expert in DSP so please excuse me if my question is dumb.I am trying to design an IIR butterworth filter in python. I am looking at the step response...
Match SVF bandwidth with direct form

Hi,I implemented a 2nd order allpass filter in both the direct form and as a state variable filter. SVF implementation from: https://mural.maynoothuniversity.ie/18520/1/VL_imp... Direct...
Please login (on the right) if you already have an account on this platform.
Otherwise, please use this form to register (free) an join one of the largest online community for Electrical/Embedded/DSP/FPGA/ML engineers: