Forums
I have designed one acoustic 8 psk modem working on acoustic signal.It functionally works.I have written the code on Matlab and tested with Speaker and Mic.But there...
Hi Guys,I am having difficulties in clipping or limiting overshoots from my FM stereo encoder.I have a ESP32 where i have already a working stereo encoder. It...
PAPR (peak to average power ratio)
I would like to know the relevance of peak to average power ratio and what is the ideal (or preferred) value? #OFDM
Hi!
I was trying to understand and derive the math for I/Q-demodulation of AM-SSB SC and ended up with this equation:
$$y(t) = H(x(t)) sin(\theta) + x(t) cos(\theta)$$and...
Make a bandreject filter by frequency shifting a highpass filter?
Started by 5 months ago●16 replies●latest reply 5 months ago●239 viewsI'm reading this document from Analog Devices and it states that, when creating a band reject filter, its possible to first create a lowpass filter, convert that...
Joint Research in Base Band Signal Processing
With in a month I will start doing research on Signal Processing related to Receiver Design (Mainly related to one or more of Synchronization (Frequenbcy Offset/Sampling...
An Open-Source Fixed-Point (fxp) Class for GNU Octave
Hello all,
I would like to share an open-source fixed-point arithmetic class (fxp) for GNU Octave that I have been developing with a strong focus on DSP-oriented...
Confused about the noble identity?
I'm studying polyphase filtering and decimation and one of the things that gets mentioned occasionally are the noble identities. They are rendered here in figure...
Evaluating and Improving Filtering for 3rd order Incremental Sigma-Delta Modulator
Hi all,I’m fairly new to DSP and trying to evaluate whether the current filtering solution on our ASIC could be improved. Here’s the setup:
Modulator: 3rd-order...
Please login (on the right) if you already have an account on this platform.
Otherwise, please use this form to register (free) an join one of the largest online community for Electrical/Embedded/DSP/FPGA/ML engineers:




Started by