DSPRelated.com
About duemilaventivalvole

Michele Bertoni (@duemilaventivalvole)


CIC bus width

New thread started 7 months ago
Hi guys, I took a look to"A beginner's guide to Cascaded Integrator-Comb (CIC) filters"and I am confused about registers width:register bit widths = 12+⌈3⋅log2(8)⌉=12+3⋅3=21bits              ...

Design low pass filter and decimation stages, how to?

New thread started 2 years ago
Hi to all!I usually see 24-bit digitizers giving output sample rate at 50, 100, 200 samples per second, selectable by user.Taking a look to code I can see input...

Use this form to contact duemilaventivalvole

Before you can contact a member of the *Related Sites:

  • You must be logged in (register here)
  • You must confirm you email address